This work focuses on short term and long term time evolution of charges in the context of early identification of failure mechanisms in AlGaN/GaN High Electron Mobility Transistors (HEMTs). High power and high frequency devices are needed for new microwave applications, and large band-gap HEMTs offer a powerful alternative to traditional technologies (Si, GaAs, SiGe etc.); however, reliability issues still hamper the potential of these technologies to push their limits in terms of mean time to failure or junction temperature. This paper contributes to the investigation of transient behaviours of gate and drain currents over a large time scale for gallium nitride HEMTs; a correlation is found between the currents' evolution, in spite of the non-monotonic behaviour, and a model is given through a mathematical relationship. Charges under the gated zone of the transistor are found to evolve with time, and turn into command variations of the electron density in the 2DEG. This work addresses the consequences of charge dependent mechanisms on the drain current's drop, and thus of the output power.
Introduction
Microwave field has already seized the outstanding performances that new large band-gap materials, like gallium nitride (GaN) technology, can offer. Army and space industries find a great interest in developing this type of technology, which is able to propose solutions for high power, high frequency, robust electronic modules working under harsh environment, with overall lower DC consumption and higher power added efficiencies, in reduced sized packages.
AlGaN/GaN HEMT devices are sized to withstand high voltage and high current density at high temperatures when used in power amplifiers. Still, reliability is not totally mastered yet because of the complexity of electro-thermo-mechanical mechanisms which hardens a deterministic analysis of degradation phenomena. Hence, a complete characterization of this kind of device can only be achieved by using several cross-experiments, or by using destructive techniques in order to evidence the presence of defects. Even though destructive techniques provide information on the tolerated tough limits, it definitely does not allow concluding about the real impact of a specific defect on the transistor's electrical behavior. In this approach, developments of non-invasive (and so non-destructive) experimental techniques have been proposed in order to access the electrical signatures of the devices.
This work is based on a correlation that has been found between transients of gate and drain currents, with non-monotonic behaviors. Different devices have been tested, featuring high, medium and low gate leakage currents (varying from one to two decades in terms of I GS magnitude). Impact of the static leakage current level on the electrical transient signatures is evaluated in the next study. Short term and long term evolutions of I GS and I DS are highlighted for different biasing conditions (increasing/decreasing V GS ).
Most of the papers focus their reliability studies on the degradation of the carriers density, without considering a possible evolution of the gated zone under the Schottky contact, along the gate fingers (i.e. wherefrom the channel's control). In some cases, the reduction on I DSS can only be attributed to the channel's degradation, whereas in other cases it is associated to a change in the intrinsic command of the gate: the Space Charge Region (SCR) evolves as a consequence of charges fluctuations with time. Therefore, the challenge is to determine what physical mechanism is underlying the gate and drain currents evolution (transient evolution of traps and/or charges).
Our approach proposes to investigate the impact of charges between gate-source and source-drain terminals (both impacting the command), namely the leakage current I GS , as well as the output current I DS . To this end, the paper is divided into four main sections: the first section briefly describes the selected samples, whereas the second part summarizes the proposed method. Results are presented in the third paragraph, and an interpretation is also provided, before drawing conclusions of this work.
Devices' characterisation
Devices under Test (DUTs) are issued from a process in its development phase manufactured by United Monolithic Semiconductors; AlGaN/GaN HEMTs feature 18% of Al content, are grown by MOCVD on SiC substrate and present 4 gate fingers (0.5 µm length and 400 µm width). The gate mushroom structure is a Schottky diode, formed by a stack of Ni/Pt/Au metals. For this study, virgin devices have been tested for assessing the transient correlation existing between the gate current (for different leakage levels) and the drain current. Next, 3 representative devices are used as an illustration of the study for low, medium and high static I GS levels as described in Table  1 . Two leaky devices are submitted to tests, next labelled #L medium and #L high (respectively for medium and high gate leakage currents), as well as one nonleaky device (#NL) in order to have a comparative study between samples at different DC gate current levels. Values of the gate leakage currents are specified in open drain configuration (ambient temperature and V GS = -9V), and at V DS = 8 V for two different states of the two Dimension Electron Gas (2DEG): pinched channel when V GS = -9 V, and open channel when V GS = 0 V. Information on the drain current is also provided for V GS = 0 V and V DS = 8 V). All the tested samples feature almost the same gate current inversion point V GS-inv (in transistor configuration).
In spite of the highest leakage current featured at V DS = 8 V, #L high presents also the higher drain current (0.4 A/mm), i.e. 10% above the other devices. The leakage current of #L high is almost one decade above the leakage current of #L medium and two decades above that of #NL, whatever the electrical biasing conditions. Fig. 1 presents the static plots of I DS (V GS ) and I GS (V GS ) in transistor mode for the 3 HEMTs under test.
Next, the levels of the DC leakage currents for #L high , #L medium and #NL are discussed in order to determine a possible impact of the leakage level on the electrical characteristics in the 2DEG (evolution of the electron density, thus evolution of I DS and of the output power). It has already been proven the influence of charges localized above the channel (between gate and drain or between gate and source), or at the semiconductor interfaces and in the bulk [1] , [2] ; these charges can also be invoked for the increase in the gate leakage current under saturation biasing conditions [3] . Moreover, the presence of a higher amount of charges near the SCR could lead to a higher intrinsic V GS , and could explain the 10% increase on I DS for #L high (associated with a slight shift on the threshold voltage). time scale (0 s -1500 s), and for #NL given on a reduced time scale (0 s -50 s) in order to have a better appreciation of several short term memory effects on I GS and I DS . From these two transient representations, it is obvious that a correlation exists between I GS and I DS for both 25 minutes experiment and for the rapid evolutions seen for #NL. It is then expected that these evolutions on gate and drain currents rise from the same electrical root cause.
Next, characterizations have been performed under different biasing conditions (from open channel to pinch-off), for all devices from the batch. Fluctuations, although non-monotonic, still reveal identical trends for both I GS and I DS currents, as illustrated in Fig. 3 . This behaviour is featured also for the other biases and means that the gate command affects simultaneously I DS (i.e. the number of carriers in the 2DEG) and I GS .
Model for time dependence correlation between gate and drain currents
Further, results on transient variations of gate and drain currents are more largely presented for #L medium . Measurements are given for increasing gate biasing conditions: 2.55 V < V GS < 2.63 V at V DS = 8 V (Fig.  3) . Hereinafter, analysis is carried out with the aim to determine the mathematical relationship existing between I GS and I DS . The representation in Fig. 3 leads to a logarithmical dependence law between instantaneous I DS and I GS currents (at instant i), over the entire period (0 s -1500 s), according to equation (1):
(1) Fig. 3 clearly evidences the presence of a time dependent process that affects both the drain and gate currents. From an electrical point of view, this fact can be formalized as in Fig. 4 , were I DS and I GS are represented versus V GS . The dots represent the quiescent points of the DUT, whereas the sweeps on both sides of this quiescent point stand for timedependent fluctuations. Then two main regions can be identified from this representation as follows:
-the zone before the gate current inversion V GS-inv , associated to leakage mechanisms; -the zone after the gate current inversion, where I GS is modelled by the thermionic model.
The next study is carried out for comparable I GS levels for each device, but featuring different I DS values, as stated in Fig. 4 . Because the characteristics are considered in transistor configuration, the transconductance is different from zero for the two regions on both sides of V GS-inv .
From the time domain variations (Fig. 2 a and b) , it is clear that the evolution of the command with time affects simultaneously I GS (time) and I DS (time) according to the mathematical equation (1) 
Charges out of the controlled gated zone should not affect simultaneously I GS and I DS , and have no impact on transient measurements.
Prior to any data analysis, several measurements have been performed on each DUT at various moments, and for different voltage sweep conditions i.e. increasing/decreasing V GS . Fig. 6 illustrates the variations of 'a' and 'b' coefficients from equation (1) versus this V GS biasing procedure. Reproducible results are evidenced for 'a' coefficient, while 'b' parameter evolves depending on the increasing or decreasing V GS sweep. Therefore, it can be established that 'a' is not sensitive to the initial state of the device, but is correlated only to its DC biasing quiescent point. As 'b' changes according to the previous electrical DC bias, this parameter is assumed to be affected by the initial conditions and cannot be interpreted as a reliable indicator associated to the concerned static V GS . Next, only 'a' is studied for each of the 3 DUTs.
Fluctuations on I GS and I DS are found to be reversible time-dependent processes, as different measurement campaigns that have been carried out still feature identical trends according to equation (1) . Then, these time-dependent processes are not associated to permanent degradation state of the DUT. This behaviour is crucial when considering the device's stability in a circuit context. The lack of command stability in balanced-mixers, amplifiers or oscillators can result in unexpected performances of the circuit.
Lastly, thermal transient effects are only sensitive during the first tenth of milliseconds after applying the bias, so interpretation of current fluctuations over the considered time range in this study are not attributed to thermal effects; moreover, as thermal effects do not significantly influence the gate current I GS , the observed correlation between I DS and I GS would not occur under thermally activated transients on I DS . Only electrical dependent processes are discussed next.
Interpretation
Several quiescent points have been investigated for the 3 DUTs. For each device and under both increasing/decreasing conditions, the logarithmical coefficient 'a' from equation (1) features a monotonic linear trend. All the tested devices reveal the same trend on the variation of 'a'-slope versus V GS under increasing/decreasing sweep, for V GS > V GS_inv (a wider voltage sweep for #NL and #L high , from 2.2 V to 2.9 V, unlike #L medium in Fig. 3 ).
An illustration of the behaviours for I GS versus time is given in Fig. 7 at V GS = 2.4V (forward bias) and V GS = 0V (before the gate current inversion point) for #L high , both of them at V DS = 8V; this study is now carried out for comparable I GS leakage levels for each device, but featuring different I DS values. The subsequent relationships, as previously plotted in Fig. 3 for #L medium , result in linear trends of 'a'-slope on both sides of the gate current inversion point, as exemplified in Fig. 8 and Fig. 9 , respectively for #NL and #L high . From Fig. 8 (#NL) , the two trends of 'a'-slope versus V GS give an interception point at V GS-inv = 1.95 V which corresponds to the inversion point of the gate current reported in Table 1 . In a similar way, for lower values of V GS (i.e. behind this inversion point, 0 V ≤ V GS ≤ 1 V), #L high reveals an interception at V GS = 1.9 V. The value is still consistent with Table 1 . The interpretation of 'a'-trend (slopes versus V GS ) is given as follows: the influence of charges under the gate is more efficient when the external V GS-extrinsic bias moves away from the inversion zone. Near the inversion zone, '|a|'-coefficient is at its lowest value, i.e. close to zero (no or weak influence of charges on I DS -I GS time dependent processes).
For V GS > V GS-inv the Schottky diode works in its thermionic zone. Therefore, no difference is found between the 3 DUTs featuring different leakage levels in terms of 'a' coefficients versus V GS . A same trend is featured and the slopes values versus V GS exhibit identical values: -0.11 and -0.13 respectively for nonleaky device #NL, and high leakage device #L high HEMTs (red squares in Fig. 8 and Fig. 9 ).
For V GS < V GS-inv , the increase of '|a|' is more obvious for #L high than for #NL: '|a|' for #L high is almost twice the value of '|a|' for #NL. The negative sign of 'a' only concerns the relative variation of I GS and I DS .
Therefore, 'a' coefficient from equation (1) is evidenced as a strong indicator which translates the main gate current mechanism involved at a specific gate bias. The existing discontinuities from Fig. 8 and Fig. 9 concerning the values of 'a' clearly prove the fact that, depending on the gate bias (i.e. depending on the command), we are switching from a gate leakage mechanism to another one. large number of generation-recombination centres on the drain current fluctuations, with large time constants (from several µs to few minutes) [4] . Fig. 9 illustrates a different behaviour, manifested at lower (negative) V GS : #L high features a new signature still convenient with the formulation given in equation (1) . The discontinuity revealed for V GS < V GS-inv is due to a change in the leakage mechanism. From I GS (V GS ) measurements in Fig. 1 , it can be stated that a different leakage mechanism is activated below -0.3 V (FowlerNordheim model substitutes to Poole-Frenkel representation). However, the same slope of '|a|' versus V GS is extracted for the two zones in reverse bias conditions. These variations for #L high (at 0.11 and 0.08) are estimated five times higher than that of #NL device (at 0.01). The increase on 'a' dependency versus V GS corresponds to the sensitivity of the device to time-dependent intrinsic voltage as depicted in Fig. 5 (thus to the fluctuations of I GS and I DS ). Accordingly, a larger concentration of time-dependent charges under the gated zone is revealed for #L high , which in turn affects I DS versus time and also P out during the application of a RF signal. The selection of lowleakage devices will then be mandatory for this process in order to lower the drop of static and dynamic performances during time as evidenced on other GaN technologies [5] .
Conclusions
This study focuses on transient correlations between gate and drain currents over a large time-scale. Effects of charges evolving with time (trapping/detrapping processes over short to large time constants) on the variation of gate and drain currents are evidenced; charges affect instantaneously the gated zone of the device, therefore I GS and I DS (through time dependence of the effective gate potential and, to a lesser extent, through the transconductance g m ).
The investigation also confirms the existence of different signatures of I GS -I DS time-dependent processes due to the presence of a lower or higher density of charges for low, medium and high leakage devices [3] . Our model allows to discriminate and to locate the gated zone under which the active charges are positioned, and to evaluate their influence on the transient stability of the quiescent point of the DUTs. The proposed model stands as an efficient non-invasive tool for improving the technological maturity of GaN devices. This study highlights the fact that the higher the leakage is, the higher the charge density under the gate and the drop in the output power will be [5] .
Our methodology can easily evidence the impact or the immunity of the leakage level to the degradation of static/dynamic performances of devices versus time. It can be also relevant for reliability assessment when different stresses are applied. Finally, this analysis at device level is also applicable to anticipate the time stability of the quiescent point once the transistor is used in its circuit context: the evolution of the 'static' I DS with time will drastically affect the confidence level associated to the dynamic electrical signature of the RF circuit, and thus the reliability of the system.
